WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 5:
H03K 19/177

A1

(11) International Publication Number: WO 94/08399
(43) International Publication Date: 14 April 1994 (14.04.94)

(21) International Application Number:

PCT/US93/09289

(22) International Filing Date:

5 October 1993 (05.10.93)

(30) Priority data:

957,311

5 October 1992 (05.10.92)

US

(71) Applicant: LATTICE SEMICONDUCTOR CORPORA-TION [US/US]; 5555 N.E. Moore Ct., Hillsboro, OR 97124-6421 (US).


(72) Inventors: TANG, Howard; 1048 Oaktree Drive, San Jose, CA 95129 (US). TSUI, Cyrus; 5505 E. Evergreen Boulevard, Apt. 107, Vancouver, WA 98661 (US). (74) Agents: STEUBER, David, E. et al.; Skjerven, Morrill, MacPherson, Franklin & Friel, 25 Metro Drive, Suite 700, San Jose, CA 95110 (US).

(81) Designated States: JP, European patent (AT, BE, CH, DE, DK, ES, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE).

Published

With international search report. With amended claims.

(54) Title: ARRANGEMENT FOR PARALLEL PROGRAMMING OF IN-SYSTEM PROGRAMMABLE IC LOGIC DE-VICES



(57) Abstract

A plurality of programmable logic devices (1-6) are connected in parallel to a programming command generator (10). A device selector (11) connects individual devices (1-6) with the programming command generator (10), thereby permitting the individual devices to be programmed without routing the programming data through other devices. In an alternative embodiment, an identification code is used to place the individual device in a condition to receive programming data. Using the teachings of this invention, programming data may initially be entered into a plurality of devices, and then the data entered in all the devices may be used to program the devices simultaneously. This procedure requires less time than entering data and giving each device the execute command in sequence.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AT	Austria	FR	France	MR	Mauritania
AU	Australia	GA	Gabon	MW	Malawi
BB	Barbados	GB	United Kingdom	NE	Niger
BE	Belgium	GN	Guinea	NL	Netherlands
BF	Burkina Faso	GR	Greece	NO	Norway
BG	Bulgaria	HÜ	Hungary	NZ	New Zealand
BJ	Benin	IE	Ireland	PL	Poland
BR	Brazil	ίŤ	Italy	PT	Portugal
BY	Belarus	ĴΡ	Japan	RO	Romania
CA	Canada	KP	Democratic People's Republic	RU	Russian Federation
CF	Central African Republic	12.5	of Korea	SD	Sudan
	· · ·	KR	Republic of Korea	SE	Sweden
CG	Congo Switzerland	KZ	Kazakhstan	SI	Slovenia
CH	•	Li	Liechtenstein	SK	Slovak Republic
CI	Côte d'Ivolre	LK	Sri Lanka	SN	Senegal
CM	Cameroon	LU		TD	Chad
CN	China	LV	Luxembourg Latvia	TG	Togo
cs	Czechoslovakia	MC	Monaco	ÜA	Ukraine
CZ.	Czech Republic			us	United States of America
DE	Germany	MG	Madagascar	UZ	Uzbekistan
DK	Denmark	ML	Mali	VN	
ES	Spain	MN	Mongolia	VN	Vict Nam
F)	Finland				

k

WO 94/08399 PCT/US93/09289

ARRANGEMENT FOR PARALLEL PROGRAMMING OF IN-SYSTEM PROGRAMMABLE IC LOGIC DEVICES

5 FIELD OF THE INVENTION

This invention relates to in-system programmable IC logic devices and, in particular, to a parallel arrangement for programming such devices.

BACKGROUND OF THE INVENTION

- In-system programmable (ISP) logic devices offer the advantage that they may be programmed in place, without removing them from the system in which they are connected. This saves time and makes them particularly suitable for systems that are dynamically reconfigurable.
- U.S. Patent No. 4,870,302 illustrates (Figures 8A and 8B) two systems for programming a group of ISP devices. In each system, the ISP are connected in series, so that the programming data must be transferred through each device in the series before arriving at the intended
- 20 destination device. Similarly, U.S. Application Serial No. 07/695,356, commonly owned and incorporated by reference herein, describes an arrangement for programming a group of ISP devices that are connected in series. These arrangements suffer from the disadvantage that the
- 25 devices can only be programmed one at a time and that the data must often be routed through several devices before it reaches its destination.

SUMMARY OF THE INVENTION

In accordance with this invention, a programming
30 command generator is connected in parallel with a group of
ISP logic devices. A device selector is used to connect
the programming command generator to a desired ISP device,
thereby allowing the programming data to be delivered
directly to that device without passing through

intermediate devices. Several configurations for the device selector are described, including a demultiplexer, a state machine-controlled demultiplexer, a switch matrix, and a state machine-controlled switch matrix. These possibilities are not exhaustive, however; other equivalent arrangements will be apparent to those skilled in the art and are included within the broad principles of this invention.

Normally it takes longer to program an ISP logic

10 device than it does to enter the programming data into the device. Accordingly, an advantage of this arrangement is that the programming data may first be read into each of the devices separately, and then all of the devices can be programmed simultaneously. This substantially reduces the amount of time required to program the devices.

In an alternative embodiment, the device selector is omitted and the device to be programmed is selected by transmitting an identification code unique to that device so as to establish communication between that device alone 20 and the programming command generator.

The broad scope and varied possibilities of this invention will become apparent from the detailed description, which refers to the following drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

25 Figure 1 illustrates a block diagram of an embodiment of the invention which includes a demultiplexer.

Figure 2 illustrates a flow chart of the state machine in the ISP devices.

Figure 3 illustrates the general structure of an ISP 30 device having four input signals.

Figure 4 illustrates the general structure of an ISP device having five input signals.

Figure 5 illustrates a block diagram of an embodiment of the invention which includes a state machine-controlled 35 demultiplexer.

Figure 6 illustrates a flow chart of the state

PCT/US93/09289 WO 94/08399

- 3 -

machine in the state machine-controlled multiplexer of Figure 5.

Figure 7 illustrates a block diagram of an embodiment of the invention which includes a switch matrix.

Figure 8 illustrates a block diagram of an embodiment of the invention which includes a state machine-controlled switch matrix.

Figure 9 illustrates a block diagram of an embodiment of the invention which does not include a device selector.

10 DESCRIPTION OF THE INVENTION

This invention will be described by reference to two types of ISP logic devices, both of which are manufactured by the assignee of this application, Lattice Semiconductor Corporation.

- The first of these devices is the ispGAL22V10, which 15 has four programming pins: Mode, SCLK (Serial Clock), SDI (Serial Data In), and SDO (Serial Data Out). The device is placed in the programming mode by asserting the Mode signal high. Thereafter, the programming operation is
- 20 controlled by the Mode and SDI pins. The structure and operation of this device are outlined below and are fully described in the ispGAL22V10 Programmer's Guide, available from Lattice Semiconductor Corporation, which is incorporated herein by reference.
- 25 The second device is the Lattice ispLSI. This device is programmed by using five pins, designated: ispEN (isp Enable), Mode, SCLK, SCI and SCO. This device is placed in the programming mode by asserting the ispen pin low. which converts the other four pins from their normal
- 30 functions to the programming mode. Thereafter, the programming is controlled by the Mode and SDI pins. structure and operation of this device are outlined below and are fully described in the ispLSI Family Programming Spec., also available from Lattice Semiconductor
- 35 Corporation and incorporated herein by reference.

This invention will be described with reference to

six programmable logic devices. ISP devices 1, 2 and 3 are ispGAL22V10s and are therefore programmed using four pins, and ISP devices 4, 5 and 6 are ispLSIs and therefore are programmed using five pins.

- Figure 1 illustrates an embodiment in which the device selector is a demultiplexer. A programming command generator 10 provides all of the signals necessary to program ISP devices 1-6 on lines designated Mode, SCLK, SDI, SDO and ispen. Programming command generator 10 may,
- 10 for example, be an IBM PC. A program suitable for programming command generator 10 is set forth at pp. 4-33 to 4-39 of the Lattice pLSI and ispLSI Data Book and Handbook (1992), available from Lattice Semiconductor Corp., which is incorporated herein by reference in its
- 15 entirety. Programming command generator 10 is connected to a demultiplexer 11 via a latch 12, which holds a 3-bit word designating which of ISP devices 1-6 is to be addressed. Demultiplexer 11 contains a decoder 13 having six outputs which control respective switches 14A-14F.
- 20 The Mode output of programming command generator 10 connects to one side of switches 14A-14C which in turn run to ISP devices 1-3. The ispEN output of programming command generator 10 is connected to one side of switches 14D-14F which in turn run to devices 4-6.
- If, for example, ISP device 1 is to be addressed, programming command generator 10 outputs a 001 to latch 12, and decoder 13 generates an output closing switch 14A, which connects the Mode line to ISP device 1. When the programming of ISP device 1 has been completed, switch 14A
- 30 is opened. If ISP device 4 is to be addressed, programming command generator 10 outputs a 100 to latch 12, and decoder 13 generates an output closing switch 14D, which connects the ispEN line to ISP device 4. When the programming of ISP device 4 has been completed, switch 14D
- 35 is opened. Program command generator cannot communicate with those of ISP devices 1-6 which correspond to any of switches 14A-14F that are open, and thus they do not

recognize the programming command.

The structure and operation of ISP devices 1-3 will be illustrated by reference to Figures 2 and 3. Figure 3 illustrates a block diagram of the internal interface to 5 the ISP pins and the functional units involved in the programming operation. The programming operation is controlled by an instruction-based state machine 200 which is illustrated in Figure 2. State machine 200 includes three states 201, 202 and 203, corresponding respectively 10 to the idle, shift and execute states. Timing of state machine 200 is provided by the clock signal on the SCLK The state of state machine 200 is determined by the. signals on the Mode and SDI pins, and every state change is effective at the next clock pulse after a change in the 15 Mode and SDI inputs. When the ISP device is functioning, state machine 200 stays locked in the idle state 201, which is unlocked when a high logic signal is received at the mode pin.

During the in-system programming mode, idle state 201
20 can be entered at any time from any state after one clock
pulse by bringing the signal on the Mode pin to a logic
high and the signal on the SDI pin to a logic low. A
transition from the idle state 201 to the shift state 202,
from the shift state to the execute state 203, or from the
25 execute state 203 back to the shift state 202 can be
accomplished by bringing both the Mode and the SDI pins to
a logic high. When the Mode pin is at a logic low, the
SDI pin is a data input pin, and the current state is
held.

When the idle state 201 is entered, an 8-bit identification is automatically loaded into an ID register 301. The 8-bit identification specifies such parametric values as the number of logic blocks on the chip, the number of I/O pins available, etc. and is "hard wired" into the device. Then the Mode pin goes to a logic low, and seven clock pulses are applied to the SCLK pin to shift the identification in ID register 301 out the SDO

pin to programming command generator 10 (the least significant bit of the identification already appears on the SDO pin). If programming command generator 10 recognizes the identification, communication is 5 established with the ISP device.

As mentioned above, the shift state 202 is entered from the idle state 201 by bringing both the Mode and the SDI pins to a logic high. In the shift state 202, a 5-bit command is shifted serially into the ISP device via the 10 SDI line. The command may be to erase data in the ISP device, send programming data to the ISP device, program the ISP device according to the data sent, extract programming data from the ISP device, or test the ISP device. Execution of the command is effected by bringing 15 state machine 200 to the execute state 203, which is entered from the shift state 202 by bringing both the Mode and SDI pins to a logic high. Using 5-bit commands, 32 commands can be defined. The commands for device 4 are shown in Appendix A.

20 In the execute state 203, the command stored in the ISP device is executed. If the instruction is to load programming data into a data register 302 (i.e., the command "DATASHFT"), for example, the appropriate number of bits are shifted into data register 302 from the SDI 25 pin after the Mode pin goes to a logic low, while the same number of bits in data register 302 are shifted out the SDO pin back to programming command generator 10. After the programming data have been shifted into register 302, a 5-bit command is issued to the ISP device by programming 30 command generator 10 to transfer the programming data to row address 00 in a memory array 303. Array 303 contains a number of memory locations which correspond to programmable connections in the ISP device. After the data have been programmed to address 00, new programming 35 data are sequentially shifted into register 302 and transferred to row address 01 of array 303. This process continues until all of addresses 00 through 44 are filled.

Next, state machine 200 is stepped back to the command state 202 and the command to program the ISP device according to the data stored in array 303 is issued by programming command generator 10. The structure of

- 5 ISP device 4 is illustrated in Figure 4. State machine 400 is substantially identical to state machine 200 shown in Figure 2. State machine 400 is activated when the ISPEN is driven low, and its transitions from one state to another are controlled by the Mode and SDI pins.
- 10 Initially state machine 400 is instructed to load into an ID register 401 an 8-bit identification which is then shifted out via the SDO line to programming command generator 10. If programming command generator 10 recognizes the identification, communication is
- 15 established with ISP device 4. Programming command generator 10 then commands state machine 400 to shift the programming data into a data register 402 via the SDI line. State machine 400 is then commanded to shift row selection data into a row register 404. In Figure 4, row
- 20 0 is selected. The programming data are then transferred from data register 402 to row 0 in a programmable array 403. This process is repeated until all of rows 0 through 107 are filled with programming data. The programmable connections in ISP device 4 are then programmed in
- 25 accordance with the data stored in array 403.

Referring again to Figure 1, it will be noticed that the SCLK, SDI and SDO outputs of programming command generator 10 are connected in common to ISP devices 1-3, while the Mode output is connected to ISP devices 1-3 via 30 demultiplexer 11. The Mode, SCLK, SDI and SDO outputs of programming command generator 10 are connected in common to ISP devices 4-6, while the ISPEN output is connected to ISP devices 4-6 via demultiplexer 11. As noted above, the respective state machines in ISP devices 1-3 are activated 35 via the Mode pin, and the respective state machines in ISP devices 4-6 are activated via the ISPEN pin.

In the embodiment of Figure 5, a state machine-

controlled demultiplexer 50 is connected between programming command generator 10 and ISP devices 1-6. State machine-controlled demultiplexer 50 contains a state machine 51, a counter 52, a decoder 53 and switches 54A-54F. The ISPEN output of programming command generator 10 is connected to an input of state machine 50 and to one side of switches 54D-54F. The Mode output of programming command generator 10 is connected to another input of state machine 50 and to one side of switches 54A-54C. The SDI output of programming command generator 50 is connected to another input of state machine 50. Clock pulses are provided to state machine 50 and counter 52 via the SCLK output of programming command generator 10.

State machine 51 and counter 52 may advantageously
15 reside in a Lattice GAL6001, the programming and structure
of which are described in Appendix B and at pp. 2-147 to
2-161 of the Lattice GAL Data Book (1992), available from
Lattice Semiconductor Corporation and incorporated herein
by reference. The control signals for state machine 51
20 are Mode and SDI. Each GAL6001 device can support 7 ISP
devices, since it includes a 3-bit counter. The 3-bit
counters of several GAL6001 devices may be cascaded
together to support as many ISP devices as required, as
illustrated on page 17 of Appendix B.

Figure 6 illustrates a flow chart for state machine 51, which includes fourteen "states". Movement from one state to the next is controlled by the output of the SDI and Mode lines, and occurs with the clock pulses on the SCLK line. Since the SDI line is connected in common to 30 state machine 51 as well as ISP devices 1-6, it is important to avoid issuing instructions to state machine 51 that would prompt any unwanted actions to be taken by ISP devices 1-6. This concern is accommodated by using the "no operation" command "00000" as a "wake-up" command 35 for state machine 51 (see Appendix A).

State machine 51 is activated by bringing the IspEN line to a logic low, which places state machine 51 in

state 0. The SDI and Mode lines are then brought to a logic high to move state machine 51 to state 1. This moves state machines 200 in ISP devices 103 and state machines 400 in ISP devices 4-6 to the "shift" state 202 (see Fig. 2). Thereafter, the SDI line is brought to a logic low for five consecutive clock pulses, bringing state machine 51 to state 6. ISP devices 1-6 interpret this as a "no operation" command 00000 while it serves as a "wake-up" command for state machine 51.

10 The SDI and Mode lines are then brought to a logic high, bringing state machine 51 to state 7 and the state machines in ISP devices 1-6 to the "execute" state 203. When the SDI and Mode lines are both brought low, state machiné 51 moves to state 8, while the state machines in 15 ISP devices 1-6 execute the command. Since the command was "no operation", however, no action is taken as a result of this command. The SDI line is then brought high and the Mode line is brought low, moving state machine 51 to state 9, and moving the state machines in ISP devices 20 1-6 from the "execute" state to the "idle" state. completes the "wake-up" cycle for state machine 51, and results in the state machines in ISP devices 1-6 being in the "idle" state. These state machines will remain in the "idle" state so long as a logic high does not appear on

The SDI and Mode lines are then both brought low, which resets counter 52 to zero. If the SDI and Mode lines remain low, state machine 51 proceeds to state 11. The Mode line is then brought to a logic high, and remains 30 in this condition as programming command generator 10 delivers a number of clock pulses representative of the ISP device to be selected. Each of these clock pulses causes counter 52 to advance one binary word. For example, if ISP device 5 is to be selected, five clock 35 pulses would be delivered to counter 52 leaving it in a "101" state. The binary word in counter 52 is reflected at all times in decoder 53, so that switches 54A, 54B,

25 both the SDI and Mode lines.

etc. are closed in succession as counter 52 steps forward. When the desired number is reached (i.e., the desired one of switches 54A-54F is closed) the SDI line is brought to a logic high and state machine 51 moves to state 12. This terminates the clocking of counter 52 and leaves the desired switch closed.

States 13 and 14 are optional features that are not required for programming the ISP devices. The use of state 13 allows the user to receive a visual reading of 10 which ISP device has been selected. When state machine 51 arrives at state 11, the Mode line is brought low, moving state machine 51 to state 13. The SDI line is then brought low and the Mode line is brought high and counter 52 is pulsed as described above. At the same time, the 15 user is given a visual indication of which device has been selected. If the visual indication indicates that the correct device has been selected, both the SDI and Mode lines are brought high, causing the device to be enabled. Otherwise, if the Mode line is brought low, the device 20 remains disabled.

State 14 is used in the situation where more than seven ISP devices are being programmed. As noted above, since counter 52 is a 3-bit counter this requires that at least one additional counter be cascaded with counter 52. 25 In this configuration, when state machine 51 reaches a "111" the next clock pulse would drive the second counter to a "001". Each time a counter fills up, a "1" appears on the line connecting it with the next cascaded counter. and in the case of the last counter on the SDO line. 30 state machine 51 is moved to state 14, programming command generator 10 counts the pulses delivered on the SCLK line while monitoring the SDO line. When a "1" appears on the SDO line, programming command generator 10 can determine the number of counters cascaded by dividing the number of 35 pulses delivered by seven. This enables the user to determine how many counters are cascaded together.

Figure 7 shows an embodiment including switch

matrixes 70 and 71. Latch 12 and decoder 13 are identical to the similarly numbered components shown in Figure 1.

Three outputs of decoder 12 control switch groups in matrix 70, which connect the Mode, SCLK, SDI and SDO

5 outputs to ISP devices 1-3, respectively. The remaining three outputs of decoder 13 control switch groups in switch matrix 71, and connect the Mode, SCLK, SDI, SDO and ISPEN to ISP devices 4-6, respectively. As shown in Figure 7, if the numeral 001 is delivered to latch 12,

10 decoder 13 will close the switches connecting programming command generator 10 to ISP device 1. ISP Device 1 is then programmed as described above. Similarly, ISP devices 2-6 may be connected to programming command generator 10 and programmed.

Figure 8 illustrates yet another embodiment which includes a state machine controlled switch matrix 80. State machine 51, counter 52 and decoder 53 are identical to the similarly numbered components shown in Figure 5. These devices function together in the same manner described above in connection with Figure 5 to close the desired group of switches in switch matrix 80, thereby connecting the required output lines from programming command generator 10 to a desired one of ISP devices 1-6.

Figure 9 illustrates another embodiment which omits
25 the device selector. ISP devices 4-6 are shown connected
to program command generator 10. Each of ISP devices 4-6
has a different 8-bit identification, the identification
being "0000001" for ISP device 4, "00000010" for ISP
device 5, and "00000011" for ISP device 6. Program
30 command generator 10 drives the ispen low, which results
in the identification being loaded into the ID register
401 in each device.

Suppose ISP device 4 is to be programmed.

Programming command generator 10 shifts the identification
35 of ISP device 4 ("00000001") into the ID register 401 in
each of the devices. A comparison means in each device
compares the identification in ID register 401 with the

permanently stored identification in the device, and as a result a match occurs only in ISP device 4. Therefore, communication is established only with ISP device 4 for data transfer from programming command generator 10, and 5 ISP devices 5 and 6 are not activated for programming.

Programming command generator 10 then shifts the programming data into the data register 402 and the row address information into row register 404 of ISP device 4. Programming command generator 10 then drives the Mode pin 10 high and the SDI pin low and pulses the SCLK pin. This loads the internally stored identification of each device into its respective ID register 401.

This process is then repeated except that the identification for ISP device 5 is shifted out of 15 programming command generator 10 and programming data for one row are entered into ISP device 5. Similarly, the identification for ISP device 6 is entered into ID registers 401, and the programming data for one row are entered into ISP device 6. Programming command generator 20 10 then drives the Mode pin high and the SDI pin low and pulses the SCLK pin. This loads the internally stored identification of each device into its respective register 401. Programming command generator 10 then sends out the programming command. Since at the end of each entry of a 25 row of programming data the internally stored identification is automatically loaded into the corresponding ID register 401, when the programming command is issued there is a match between the identification stored in ID register 401 and the 30 permanently stored identification in each of ISP devices 4-6, and the command is executed for the data held in register 402 in each device. This process is continued until the respective programmable arrays 403 in devices 4-6 are completely programmed.

35 The embodiments described above have various advantages and disadvantages. The system which includes a demultiplexer (Fig. 1) uses a minimal traces on a circuit

board and can support any mix of ISP devices. However, it does require the addition of a demultiplexer and additional trace circuitry is required to connect programming command generator 10 with latch 12.

- The system which includes a state machine-controlled multiplexor (Fig. 5) requires minimal traces on a circuit board and can also support any mix of ISP devices. No additional traces are required to connect programming command generator 10 to state machine-controlled
- 10 demultiplexer 50, and the programming time is minimized by programming all of the ISP devices simultaneously.

 However, this system requires a fairly complex IC for the state machine-controlled multiplexor.

The embodiments which include a switch matrix (Figs. 15 7 and 8) require a greater number of traces on a printed circuit board.

The embodiment shown in Figure 9 requires minimal traces on a circuit board, and no additional component such as a multiplexor is required. Moreover, programming 20 time is minimized because all of the ISP devices can be programmed simultaneously. However, none of the ISP devices may have exactly the same identity.

The foregoing embodiments are intended to be illustrative only and not limiting. Additional
25 embodiments will be apparent to those skilled in the art. For example, the embodiments shown in Figure 9 can be combined with the other embodiments to program a group of ISP devices. All such additional embodiments are included within the broad scope of this invention, which is defined in the following claims.

- 14 -

APPENDIX A

			<u>Operation</u>	Code
	0.	NOP	No operation	00000
	1.	ADDSHFT	Address register shift	00001
5	2.	DATASHFT	Data register shift	00010
	3.	GBE	Global bulk erase Erase pia, array, architecture and security cells	00011
10	4.	PIABE	PIA bulk erase Erase pia cells	00100
	5.	ARRBE	Array bulk erase Erase array cells	00101
	6.	ARCHBE	Architecture bulk erase Erase architecture cells	00110
15	7.	PROGEVEN	Program even columns Program even columns of array, pia and architecture cells at the rows selected by Address SR	00111
20	8.	PROGODD	Program odd columns Program odd columns of array, pia and architecture cells at the rows selected by Address SR	01000
	9.	SFPRG	Program security cell	01001
25	10.	VERIFYEVEN	Verify even columns programmed cells Verify even columns of array, pia and architecture programmed cells. Only one row can be selected for each verification	01010
30	11.	VERIFYODD	Verify odd columns programmed cells Verify odd columns of array, pia and architecture programmed cells. Only one row can be selected for eaverification	01011 ach
	12.	GLCPRELD	Preload GLB registers	01100
	13.	IOPRELD	Preload I/O Cell registers	01101
	14.	FLOWTHRU	Flow through SDI flow through to SDO	01110
40	15.	PROGESR	Program ESR Address SR is automatically cleared to 0	01111

- 15 -

	16.	ERAALL	Erase all Erase pia, array, architecture, ES and security cells	10000
5	17.	VERESR	Verify ESR Address SR is automatically cleared to 0	10001
10	18.	VEREVENH	Verify even columns erased cells Verify even columns pia, array and architecture erased cells. Only one row can be selected for each verification	10010
15	19.	VERODDH	Verify odd columns erased cells Verify odd columns pia, array and architecture erased cells. Only one row can be selected for each verification	10011
	20.	NOP	No operation	10100
20	31.	INIT	Initialize	11111

- 16 -

APPENDIX B

Programming and Connection of Lattice GAL 6001

Pages 1 to 6:

ABEL high level language design file to perform the logic function represented by the state machine shown in Fig. 6.

Pages 7 to 11:

ABEL document file generated by ABEL compiler available from Data I/O Corporation.

10 Pages 12 to 16:

JEDEC file used to implement the above-noted logic function.

Page 17:

15 Connections required to cascade two GAL 6001 devices together to support more than seven ISP devices.

```
isphw60
                 DEVICE
                            'f6001';
" control inputs
  OCLK
                 pin 13;
  MODE
                      1
                 pin
  SDIN
                 pin
                      2
  ISPEN
                      3
                 pin
  CAI
                 pin
  M ISPO
                 pin
                      5;
  M ISP1
                 pin
                      6;
  M_ISP2
                      7 ;
                 pin
  M_ISP3
                 pin
  M_ISP4
                 pin
                      9;
  M_ISP5
                      10;
                 pin
  M ISP6
                 pin 11;
  LOOP_IN
                 pin 23;
  outputs
  ISPEN0
               pin 14;
               pin 15;
  ISPEN1
  ISPEN2
               pin 16;
  ISPEN3
               pin 17;
  ISPEN4
               pin 18;
  ISPEN5
               pin 19;
  ISPEN6
               pin 20;
  PROGEN
               pin 21;
  CAO
               pin 22;
" state registers
  ST0
            node 26
  ST1
            node 27
  ST2
            node 28
  ST3
            node 29
  T REGO
                  31 ;
            node
  T REG1
                  32 ;
            node
 T REG2
            node
                  33 ;
  SHFT
            node 30;
ISPENO, ISPEN1, ISPEN2, ISPEN3
                                     ISTYPE 'COM';
ISPEN4, ISPEN5, ISPEN6
                                     ISTYPE 'COM';
CAO
                                     ISTYPE 'REG_G, INVERT, POS';
T_REG0, T_REG1, T_REG2
                                     ISTYPE 'REG_G, BUFFER, POS';
PROGEN
                                     ISTYPE 'REG_G, INVERT, NEG';
" Simulation Symbol Definitions
 H = 1
 L = 0
 C = .C.;
 X = .X.;
  z = .z.;
```

```
" State Bit Assignments
   PSTATES = {ST3..ST0};
 " Device Enable Counter
   DCOUNT = {T_REG2, T_REG1, T REG0};
 EQUATIONS
  PSTATES.CLK=OCLK;
  DCOUNT.CLK=OCLK;
  CAO.CLK=OCLK;
  PROGEN.CLK=OCLK:
  LOOP IN.OE = 0;
  ISPEN0 = (M_ISP0);
  ISPENO.OE = (!ISPEN & !T_REG2 & !T_REG1 & T_REG0 & !PROGEN.FB);
  ISPEN1 = (M_ISP1)
  ISPEN1.OE = (!ISPEN & !T_REG2 & T_REG1 & !T_REG0 & !PROGEN.FB);
  ISPEN2 = (M_ISP2)
  ISPEN2.OE = (!ISPEN & !T_REG2 & T_REG1 & T_REG0 & !PROGEN.FB);
  ISPEN3 = (M_ISP3)
  ISPEN3.OE = (!ISPEN & T_REG2 & !T_REG1 & !T_REG0 & !PROGEN.FB);
  ISPEN4 = (M ISP4)
  ISPEN4.OE = (!ISPEN & T_REG2 & !T_REG1 & T_REG0 & !PROGEN.FB);
  ISPEN5 = (M ISP5)
  ISPENS.OE = (!ISPEN & T_REG2 & T_REG1 & !T_REG0 & !PROGEN.FB);
  ISPEN6 = (M ISP6)
  ISPEN6.OE = (!ISPEN & T_REG2 & T_REG1 & T_REG0 & !PROGEN.FB);
" Internal Counter Bit Equations
  T_REGO.D = !T_REGO & !(PSTATES==10) & CAO & !ISPEN & !SHFT;
  T_REGO.CE = ((PSTATES=11) & !MODE & SDIN & !CAI
                        # (PSTATES==10)
                        # ISPEN);
 T_REG1.D = !T_REG1 & !(PSTATES==10) & CAO & !ISPEN & !SHFT;
  T_REG1.CE = ((PSTATES==11) & !MODE & SDIN & !CAI &
                        T_REGO
                        # (PSTATES==10)
                        # ISPEN);
 T_REG2.D = !T_REG2 & !(PSTATES==10) & CAO & !ISPEN & !SHFT;
 T_REG2.CE = ((PSTATES==11) & !MODE & SDIN & !CAI &
                        T_REGO & T REG1
                        # (PSTATES==10)
                        # ISPEN);
 CAO.AR = ISPEN;
" State Machine Definition For isp MUX states
 STATE_DIAGRAM PSTATES
 STATE 0: if (MODE & SDIN
                        & !ISPEN) then
```

```
- 19 -
                else
                                         0 ;
  STATE 1: if (MODE & !SDIN
                        & !ISPEN) then
                                           2 ;
                else
  STATE 2: if (MODE & !SDIN
                        & !ISPEN) then
                else
                                         0 ;
  STATE 3: if (MODE & !SDIN
                        & !ISPEN) tran
                else
                                         0 ;
  STATE 4: if (MODE & !SDIN
                        & !ISPEN) then
                                         5;
                                        0 ;
                else
  STATE 5: if (MODE & !SDIN
                        & !ISPEN) then
                                          6;
                else
                                        0 ;
 STATE 6: if (MODE & SDIN
                        & !ISPEN) then
                else
                                        0 ;
 STATE 7: if (!MODE & !SDIN
                        & !ISPEN) then
                                         8;
               else
                                        0 ;
 STATE 8: if (MODE & !SDIN
                       & !ISPEN) then
                                         9;
               else
 STATE 9: PROGEN.CE=1;
           CAO.CE=1;
           DCOUNT.CE=1;
               if (!MODE & !SDIN
                       & !ISPEN) then
                                          10 with CAO.D=0;
                                                    DCOUNT.D=0;
                                                    PROGEN.D=0;
               else
                                          0 ;
 STATE 10:
               SHFT.CE=1;
               if (!MODE & !SDIN
                       & !ISPEN) then
                                          11;
                 else if (!MODE & SDIN
                       & !ISPEN) then 14 with SHFT.D=1;
               else
                                         0:
STATE 11:
               CAO.CE=(DCOUNT==7) & !MODE & SDIN & !ISPEN;
               SHFT.CE=1;
               if (!MODE & SDIN
                       & !ISPEN) then
                                        11 with CAO.D=(DCOUNT==7);
                   else if (MODE & !SDIN
                        & !ISPEN) then 13 with SHFT.D=1;
                   else if (!MODE & !SDIN
                         & !ISPEN) then 13 with SHFT.D=1;
               else if (MODE & SDIN
                         & !ISPEN) then 12;
 STATE 12:
              PROGEN.CE=1;
               GOTO 0 with PROGEN.D=CAO;
 STATE 13:
              CAO.CE=(!MODE & SDIN & !ISPEN);
```

1,

٥, Ο,

[C, 0, 0, 1, 0,

```
PROGE: _E=1;
                          DCOUNT.CE=(!MODE & SDIN & !ISPEN);
                           SHFT.CE=1;
                           if (!MODE & SDIN
                                & !ISPEN) then 13 with CAO.D=!T REGO.Q & SHFT;
                                                                           T REGO.D=T REG1.Q & SHFT;
                                                                           T REG1.D=T REG2.Q & SHFT;
                                                                           T REG2.D=LOOP IN & SHFT;
                                                                           SHFT.D=1;
                           else if (MODE & SDIN
                                         & !ISPEN) then
                                                                                  0 with PROGEN.D=1;
                                                                                              SHFT.D=0;
                                                                                  0 with PROGEN.D=0;
                           else
                                                                                              SHFT.D=0;
   STATE 14:
                           CAO.CE=(!MODE & SDIN & !ISPEN);
                          DCOUNT.CE=(!MODE & SDIN & !ISPEN);
                           SHFT.CE=1;
                           if (!MODE & SDIN
                                   & !ISPEN) then 14 with CAO.D=!T REGO.Q & SHFT;
                                                                             T REGO.D=T REG1.Q & SHFT;
                                                                             T REG1.D=T REG2.Q & SHFT;
                                                                             T REG2.D=! CAI & SHFT;
                           else
                                                                   0 with SHFT.D=0:
TEST VECTORS
([OCLK, ISPEN, MODE, SDIN, CAI, LOOP_IN, M_ISPO, M_ISP1, M_ISP2, M_ISP3, M_ISP4, M_ISP5, M_ISP
                           [PSTATES, DCOUNT, CAO, ISPENO, ISPENO,
" ISPENO ENABLE CHECK
 [ 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]->[ 0, 0, H, Z, Z, Z, Z, Z, Z, Z, H];
    C, 0, 1, 1, 0, 0, 0, 0, 0, 0,
                                                  0, 0,
                                                             0, 0] \rightarrow [1, 0, H, Z, Z, Z, Z, Z, Z, Z, H];
 [C, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]->[2, 0, H, Z, Z, Z, Z, Z, Z, Z, H];
 [ C, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0] -> [ 3, 0, H, Z, Z, Z, Z, Z, Z, Z, H];
    C, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] ->[ 4, 0, H, Z, Z, Z, Z, Z, Z, Z, H];
    C, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] -> [ 5, 0, H, Z, Z, Z, Z, Z, Z, Z, H];
    C, 0,
              1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]->[
                                                                            6, 0, H, Z, Z, Z, Z, Z, Z, Z, H];
 [ C, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0] -> [ 9, 0, H, Z, Z, Z, Z, Z, Z, Z, H];
    С,
        0, 0, 0, 0, 0, 0, 0, 0,
                                                  0, 0, 0, 0] \rightarrow [10, 0, H, Z, Z, Z, Z, Z, Z, Z, H];
 [ C, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0]->[11, 0, H, Z, Z, Z, Z, Z, Z, Z, H];
    C, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0] -> [11, 1, H, Z, Z, Z, Z, Z, Z, Z, H];
    C, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0] -> [12, 1, H, Z, Z, Z, Z, Z, Z, Z, H]; C, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0] -> [0, 1, H, L, Z, Z, Z, Z, Z, Z, L];
    C, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0] -> [ 1, 1, H, L, Z, Z, Z, Z, Z, Z, L];
 [C, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] -> [2, 1, H, L, Z, Z, Z, Z, Z, Z, L];
 [ C, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] -> [ 3, 1, H, L, Z, Z, Z, Z, Z, Z, L];
                                                  0, 0, 0, 0] ->[ 4, 1, H, L, Z, Z, Z, Z, Z, Z, L];
0, 0, 0, 0] ->[ 5, 1, H, L, Z, Z, Z, Z, Z, Z, L];
    C, 0, 1, 0, 0, 0, 0, 0, 0,
    C, 0, 1, 0, 0, 0, 0, 0, 0,
 [ C, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]->[ 6, 1, H, L, Z, Z, Z, Z, Z, Z, L];
 [ C, 0, 1, 1, 0, 0, 0, 0, 0,
                                                  0, 0, 0, 0] ->[ 7, 1, H, L, Z, Z, Z, Z, Z, Z, L];
 [ C,
         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] -> [ 8, 1, H, L, Z, Z, Z, Z, Z, Z, L];
          0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0] ->[ 9, 1, H, L, Z, Z, Z,
                                                                                                               Z, Z, Z, L];
 [ C, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] -> [10, 0, H, Z, Z, Z, Z, Z, Z, Z, H];
" CARRY OUT CHECK
 [ C, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0] -> [11, 0, H, Z, Z, Z, Z, Z, Z, Z, H];
                                             ٥,
 [ C, 0, 0, 1, 0, 0, 0, 0,
                                                  0, 0, 0, 0] \rightarrow [11, 1, H, Z, Z,
                                                                                                    z,
                                                                                                          Z, Z, Z, Z, H];
  [ C, 0, 0, 1, 0,
                              Ο,
                                   0,
                                        0,
                                             Ο,
                                                   0, 0,
                                                            Z, Z, H];
 [ C, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0]->[11, 3, H, 2, 2, 2, 2, 2, 2, 2, H];
         ٥,
    C,
              0, 1, 0,
                             0, 0,
                                        0, 0, 0, 0, 0, 0] \rightarrow [11, 4, H, Z, Z, Z, Z, Z, Z, Z, H];
                                        Ο,
                                             Ο,
    C,
          0,
                  1, 0,
                             0,
                                   0,
                                                   0, 0, 0, 0] \rightarrow [11,
                                                                                 5, H, Z, Z, Z, Z,
               ٥,
 [ C, 0, 0,
                        0, 0, 0, 0, 0, 0, 0, 0, 0] ->[11, 6, H, Z, Z, Z, Z, Z, Z, Z, H];
```

 $0, 0, 0, 0, 0, 0] \rightarrow [11, 7, H, Z, Z, Z, Z, Z, Z, Z, H];$

```
[C, 0, 0, 1, 0, 0, .
                                       0, 0, 0, 0, 0, 0, 0, 0, 0, 0] -> [ 0, 0, L, Z, Z, Z, Z, Z, Z, Z, H]; 0, 0, 0, 0, 0, 0, 0, 0, 0] -> [ 1, 0, L, Z, Z, Z, Z, Z, Z, Z, H];
                0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0,
                                                                      0, 0, 0, 0, 0|->[ 2, 0, L, 2, 2, 2, 2, 2, 2, 2, 2, H];
0, 0, 0, 0, 0|->[ 3, 0, L, 2, 2, 2, 2, 2, 2, 2, 2, H];
0, 0, 0, 0, 0|->[ 4, 0, L, 2, 2, 2, 2, 2, 2, 2, 2, H];
               0, 1, 0, 0, 0, 0, 0,
    [C, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0] -> [3, 0, L, 2, 2, 2, 2, 2, 2, 2, 2, H];
[C, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0] -> [4, 0, L, 2, 2, 2, 2, 2, 2, 2, H];
[C, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0] -> [5, 0, L, 2, 2, 2, 2, 2, 2, 2, H];
              0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] ->[ 5, 0, L, Z, Z, Z, Z, Z, Z, Z, Z, H];
0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] ->[ 6, 0, L, Z, Z, Z, Z, Z, Z, Z, Z, H];
0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0] ->[ 7, 0, L, Z, Z, Z, Z, Z, Z, Z, Z, H];
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] ->[ 8, 0, L, Z, Z, Z, Z, Z, Z, Z, Z, H];
0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0] ->[ 9, 0, L, Z, Z, Z, Z, Z, Z, Z, Z, H];
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] ->[10, 0, H, Z, Z, Z, Z, Z, Z, Z, H];
 0, 0, 0, 0, 0, 0, 0, 0] ->[11, 5, H, 2, 2, 2, 2, 2, 2, 2, 2, 1];
0, 0, 0, 0, 0, 0, 0, 0] ->[11, 6, H, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1];
0, 0, 0, 0, 0, 0, 0, 0] ->[11, 7, H, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1];
0, 0, 0, 0, 0, 0, 0] ->[0, 7, H, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1];
0, 0, 0, 0, 0, 0, 0, 0] ->[1, 7, H, 2, 2, 2, 2, 2, 2, 2, 1, 1];
0, 0, 0, 0, 0, 0, 0, 0] ->[2, 7, H, 2, 2, 2, 2, 2, 2, 2, 1, 1];
0, 0, 0, 0, 0, 0, 0, 0] ->[3, 7, H, 2, 2, 2, 2, 2, 2, 2, 1, 1];
0, 0, 0, 0, 0, 0, 0, 0] ->[4, 7, H, 2, 2, 2, 2, 2, 2, 2, 1, 1];
   [ C, 0, 0, 1, [ C, 0, 1, 1,
                                       0, 0,
                0, 0, 1, 0, 0,
                0, 1, 1, 0, 0,
    į c,
                                                                                                                         7, H, Z, Z, Z, Z, Z, Z, L, L];
7, H, Z, Z, Z, Z, Z, Z, L, L];
7, H, Z, Z, Z, Z, Z, Z, L, L];
7, H, Z, Z, Z, Z, Z, Z, L, L];
                0, 1,
                               ٥,
                                              Ο,
                                      Ο,
                0, 1, 0, 0, 0,
  [ C, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] ->[ 3, 7, H, Z, Z, Z, Z, Z, Z, Z, L, L]; [ C, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0] ->[ 4, 7, H, Z, Z, Z, Z, Z, Z, Z, Z, L, L]; [ C, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0] ->[ 5, 7, H, Z, Z, Z, Z, Z, Z, Z, L, L]; [ C, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0] ->[ 6, 7, H, Z, Z, Z, Z, Z, Z, Z, L, L]; [ C, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0] ->[ 7, 7, H, Z, Z, Z, Z, Z, Z, Z, L, L]; [ C, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] ->[ 8, 7, H, Z, Z, Z, Z, Z, Z, Z, L, L]; [ C, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] ->[ 9, 7, H, Z, Z, Z, Z, Z, Z, Z, L, L]; [ C, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] ->[ 10, 0, H, Z, Z, Z, Z, Z, Z, Z, Z, H];
 " DISABLE ISP MUX
[0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0] -> [0, 0, H, Z, Z, Z, Z, Z, Z, Z, H];
[0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0] -> [0, 0, H, Z, Z, Z, Z, Z, Z, Z, H];
"CHECK SERIAL SHIFT OUT FOR NUMBER OF MUX
           С,
   [ C,
   į c,
[ C, 0, 0, 1, " CHECK SERIAL
            [ 0,
      c,
   [ C,
   [ C,
  c,
```

end isphw60 ;

```
==== F6001 Programmed Logic =====
```

```
= ( !MODE & !SDIN & !ISPEN & STO.Q & ST1.Q & ST2.Q & !ST3.Q
                MODE & !SDIN & !ISPEN & !STO.Q & !ST1.Q & !ST2.Q & ST3.Q
                !MODE & !SDIN & !ISPEN & STO.Q & !ST1.Q & !ST2.Q & ST3.Q !MODE & !SDIN & !ISPEN & !ST0.Q & ST1.Q & !ST2.Q & ST3.Q
                !MODE & SDIN & !ISPEN & !STO.Q & STI.Q & !ST2.Q & ST3.Q
                !MODE & SDIN & !ISPEN & STO.Q & ST1.Q & !ST2.Q & ST3.Q
                !MODE & SDIN & !ISPEN & !STO.Q & ST1.Q & ST2.Q & ST3.Q
                !MODE & SDIN & !ISPEN & STO.Q & !ST1.Q & ST2.Q & ST3.Q
                MODE & !ISPEN & STO.Q & ST1.Q & !ST2.Q & ST3.Q
                !SDIN & !ISPEN & STO.Q & ST1.Q & !ST2.Q & ST3.Q );
          " ISTYPE 'BUFFER'
ST3.C = (OCLK);
ST2.D
        = ( MODE & SDIN & !ISPEN & !STO.Q & ST1.Q & ST2.Q & !ST3.Q
               MODE & !SDIN & !ISPEN & !ST1.Q & ST2.Q & !ST3.Q
               !MODE & SDIN & !ISPEN & !STO.Q & STI.Q & !ST2.Q & ST3.Q
               MODE & !SDIN & !ISPEN & STO.Q & ST1.Q & !ST2.Q
               !MODE & SDIN & !ISPEN & !STO.Q & ST1.Q & ST2.Q & ST3.Q
               !MODE & SDIN & !ISPEN & STO.Q & !ST1.Q & ST2.Q & ST3.Q
               MODE & !ISPEN & STO.Q & ST1.Q & !ST2.Q & ST3.Q
               !SDIN & !ISPEN & STO.Q & ST1.Q & !ST2.Q & ST3.Q );
         " ISTYPE 'BUFFER'
ST2.C
        = ( OCLK );
ST1.D
        = ( MODE & !SDIN & !ISPEN & !STO.Q & STI.Q & !ST2.Q & !ST3.Q
               MODE & SDIN & !ISPEN & !STO.Q & ST1.Q & ST2.Q & !ST3.Q
               !MODE & !SDIN & !ISPEN & STO.Q & !ST1.Q & !ST2.Q & ST3.Q
               !MODE & !SDIN & !ISPEN & !STO.Q & ST1.Q & !ST2.Q & ST3.Q
               !MODE & SDIN & !ISPEN & !STO.Q & STI.Q & !ST2.Q & ST3.Q
               MODE & !SDIN & !ISPEN & STO.Q & !ST1.Q & !ST3.Q
               !MODE & SDIN & !ISPEN & STO.Q & ST1.Q & !ST2.Q & ST3.Q
               !MODE & SDIN & !ISPEN & !STO.Q & ST1.Q & ST2.Q & ST3.Q );
         " ISTYPE 'BUFFER'
ST1.C
        = (OCLK);
STO.D
        = ( MODE & !SDIN & !ISPEN & !STO.Q & !ST1.Q & ST2.Q & !ST3.Q
               MODE & SDIN & !ISPEN & !STO.Q & !ST1.Q & !ST2.Q & !ST3.Q
               MODE & !SDIN & !ISPEN & !STO.Q & STI.Q & !ST2.Q & !ST3.Q
               MODE & !SDIN & !ISPEN & !STO.Q & !ST1.Q & !ST2.Q & ST3.Q
               MODE & SDIN & !ISPEN & !STO.Q & ST1.Q & ST2.Q & !ST3.Q
               !MODE & !SDIN & !ISPEN & !STO.Q & STI.Q & !ST2.Q & ST3.Q
               !MODE & SDIN & !ISPEN & STO.Q & ST1.Q & !ST2.Q & ST3.Q
               !MODE & SDIN & !ISPEN & STO.Q & !ST1.Q & ST2.Q & ST3.Q
               !SDIN & !ISPEN & STO.Q & ST1.Q & !ST2.Q & ST3.Q );
         " ISTYPE 'BUFFER'
STO.C
        = (. OCLR );
```

==== F6001 Programmed Logic ====

```
T REG2.D
           = ( !MODE & SDIN & !ISPEN & LOOP_IN & SHFT & STO.Q & !ST1.Q & ST2.Q
                & ST3.Q
                  !MODE & SDIN & !ISPEN & !CAI & SHFT & !STO.Q & ST1.Q & ST2.Q
                & ST3.Q
                  !ISPEN & CAO & !ST3 & !T_REG2 & !SHFT
                  !ISPEN & CAO & ST2 & !T_REG2 & !SHFT
                  !ISPEN & CAO & !ST1 & !T REG2 & !SHFT
                  !ISPEN & CAO & STO & !T REG2 & !SHFT ); " ISTYPE 'BUFFER'
T REG2.C
           = ( OCLK );
T_{REG2.CE} = (
                !MODE & SDIN & !CAI & ST1 & !ST2 & ST3 & T_REG0 & T REG1
                  !MODE & SDIN & !ISPEN & !STO.Q & ST1.Q & ST2.Q & ST3.Q
                  !MODE & SDIN & !ISPEN & STO.Q & !ST1.Q & ST2.Q & ST3.Q
                  !ST0 & ST1 & !ST2 & ST3
                  STO.Q & !ST1.Q & !ST2.Q & ST3.Q
                  ISPEN );
T REG1.D
           = ( !MODE & SDIN & !ISPEN & SHFT & STO.Q & !ST1.Q & ST2.Q & ST3.Q
                & T_REG2.Q
                  !MODE & SDIN & !ISPEN & SHFT & !STO.Q & ST1.Q & ST2.Q & ST3.Q
                & T_REG2.Q
                  !ISPEN & CAO & !ST3 & !T_REG1 & !SHFT
                  !ISPEN & CAO & ST2 & !T_REG1 & !SHFT
                !ISPEN & CAO & !ST1 & !T REG1 & !SHFT | STYPE 'BUFFER'
T REG1.C
               OCLK );
           = (
T REG1.CE
                !MODE & SDIN & !CAI & ST1 & !ST2 & ST3 & T REGO
                  !MODE & SDIN & !ISPEN & !STO.Q & ST1.Q & ST2.Q & ST3.Q
                  !MODE & SDIN & !ISPEN & STO.Q & !ST1.Q & ST2.Q & ST3.Q
                  !STO & ST1 & !ST2 & ST3
                  STO.Q & !ST1.Q & !ST2.Q & ST3.Q
                  ISPEN );
T REGO.D
           = ( !MODE & SDIN & !ISPEN & SHFT & STO.Q & !ST1.Q & ST2.Q & ST3.Q
                & T REG1.Q
                  !MODE & SDIN & !ISPEN & SHFT & !STO.Q & ST1.Q & ST2.Q & ST3.Q
                & T REG1.Q
                  !ISPEN & CAO & !ST3 & !T_REGO & !SHFT
                  !ISPEN & CAO & ST2 & !T REGO & !SHFT
                  !ISPEN & CAO & !ST1 & !T_REGO & !SEFT
                  !ISPEN & CAO & STO & !T_REGO & !SHFT ); " ISTYPE 'BUFFER'
T REGO.C
               OCLE );
T REGO.CE
          = ( !MODE & SDIN & !CAI & ST1 & !ST2 & ST3
                  !MODE & SDIN & !ISPEN & !STO.Q & ST1.Q & ST2.Q & ST3.Q
                  !MODE & SDIN & !ISPEN & STO.Q & !ST1.Q & ST2.Q & ST3.Q
                  !ST0 & ST1 & !ST2 & ST3
```

```
==== F6001 Programmed Logic ====
```

```
STO.Q & !ST1.Q & !ST2.Q & ST3.Q
                   ISPEN );
 CAO.D = ! ( !MODE & SDIN & !ISPEN & T_REG0 & T_REG1 & T_REG2 & ST0.Q & ST1.Q
              6 !ST2.Q & ST3.Q
               !MODE & SDIN & !ISPEN & SHFT & STO.Q & !ST1.Q & ST2.Q & ST3.Q
              & !T_REGO.Q
               !MODE & SDIN & !ISPEN & SHFT & !STO.Q & ST1.Q & ST2.Q & ST3.Q
              & !T_REGO.Q\); " ISTYPE 'INVERT'
CAO.C
        = ( OCLK );
CAO.AR = (ISPEN);
CAO.CE = ( !MODE & SDIN & !ISPEN & T_REGO & T_REG1 & T_REG2 & STO.Q & ST1.Q
              4 !ST2.Q & ST3.Q
               !MODE & SDIN & !ISPEN & !STO.Q & ST1.Q & ST2.Q & ST3.Q
               MODE & SDIN & !ISPEN & STO.Q & !STI.Q & ST2.Q & ST3.Q
               STO.Q & !ST1.Q & !ST2.Q & ST3.Q );
           = ! ( !MODE & SDIN & !ISPEN & STO.Q & !STI.Q & ST2.Q & ST3.Q
PROGEN.D
                  !CAO & !STO.Q
                  ISPEN & STO.Q
                  !SDIN & STO.Q
                  !ST3.0
                  !ST2.Q
                  ST1.Q ); " ISTYPE 'INVERT'
PROGEN.C
           = ( OCLK );
PROGEN.CE = \{ ST0.Q & !ST1.Q & !ST2.Q & ST3.Q \}
                 !ST1.Q & ST2.Q & ST3.Q );
LOOP IN.OE = (0);
ISPEN0
           = !( !M_ISPO );
ISPENO.OE = ( !ISPEN & T_REGO & !T_REG1 & !T_REG2 & !PROGEN.FB );
ISPEN1
           = !( !M_ISP1 );
ISPEN1.OE = ( !ISPEN & !T_REGO & T_REG1 & !T_REG2 & .!PROGEN.FB );
ISPEN2 = !( !M_ISP2 );
ISPEN2.OE = ( !ISPEN & T_REG0 & T_REG1 & !T_REG2 & !PROGEN.FB );
ISPEN3
           = !( !M ISP3 );
ISPEN3.OE = ( !ISPEN & !T_REGO & !T_REG1 & T_REG2 & !PROGEN.FB );
ISPEN4
           = ! ( !M_ISP4 );
ISPEN4.OE = ( !ISPEN & T_REGO & !T_REG1 & T_REG2 & !PROGEN.FB );
ISPEN5
           = !( !M_ISP5 );
```

==== F6001 Programmed Logic ====

ABEL 4.20 - Device Utilization Chart

==== F6001 Chip Diagram =====

F6001					
	+ 	\	/		+
MODE	1		. 	24	Vcc
SDIN	2			23	!LOOP_IN
ISPEN	3			22	! !CAO
CAI	4			21	!PROGEN
M_ISPO) 5			20	!!ISPEN6
M_ISP1	i i 6			19	 !ISPEN5
M_ISP2	 7			18	 !ISPEN4
M_ISP3	 8			17	 !ISPEN3
M_ISP4	9			16	 !ISPEN2
M_ISP5	10			15	 !ISPEN1
M_ISP6	11			14	!!ISPEN0
GND	12			13	OCLK
ļ	 				 -

SIGNATURE: N/A

ABEL 4.20 Data I/O Corp. JEDEC file for: F6001 V9.3

```
QP24* QF8294* QV102* F0*
X0*
NOTE Table of pin names and numbers*
NOTE PINS OCLK:13 MODE:1 SDIN:2 ISPEN:3 CAI:4 M_ISP0:5 M_ISP1:6 H_ISP2:7*
NOTE PINS M_ISP3:8 M_ISP4:9 M_ISP5:10 M_ISP6:11 LOOP_IN:23 ISPEN0:14 ISPEN1:15*
NOTE PINS ISPEN2:16 ISPEN3:17 ISPEN4:18 ISPEN5:19 ISPEN6:20 PROGEN:21 CAO:22*
NOTE Table of node names and numbers*
NOTE NODES ST0:26 ST1:27 ST2:28 ST3:29 T_REG0:31 T_REG1:32 T_REG2:33*
NOTE NODES SHFT: 30*
```

1. No. 1.


11111111111111111101101110101001010111101*

```
1111*
1111*
11111*
1111*
11111*
1111*
1111*
1111*
11114
1111*
L8154 101*
L8157 101*
L8160 101*
L8163 101*
L8166 100*
L8169 100*
L8172 100*
L8175 100*
L8178 0100*
L8182 0100*
L8186 0100*
L8190 0100*
L8194 0100*
· ' L8198 0100*
```

```
L8202 0100*
L8206 1001*
L8210 1000*
L8218 1111*
V0001 0010000000000ZZZZZZHHON*
V0002 11000000000NCZZZZZZHHON*
V0003 10000000000CZZZZZZHHON*
V0004 10000000000NCZZZZZZHHON*
V0005 10000000000CZZZZZZHHON*
V0006 10000000000CZZZZZZHHON*
V0007 10000000000NCZZZZZZHHON*
V0008 11000000000CZZZZZZHHON*
V0009 00000000000NCZZZZZZHHON*
V0010 10000000000NCZZZZZZHHON*
V0011 00000000000nczzzzzhhon*
V0012 01000000000NCZZZZZZHHON*
V0013 01000000000NCZZZZZZHHON*
V0014 11000000000NCZZZZZZHHON*
V0015 01000000000CLZZZZZZLHON*
V0016 11000000000NCLZZZZZZLHON*
V0017 100000000000CLZZZZZLHON*
V0018 10000000000NCLZZZZZLHON*
V0019 10000000000ncLZZZZZZLHON*
V0020 10000000000NCLZZZZZLHON*
V0021 10000000000NCLZZZZZLHON*
V0022 11000000000NCLZZZZZLHON*
V0023 000000000000CLZZZZZZLHON*
V0024 10000000000nclzzzzzlhon*
V0025 00000000000NCZZZZZZHHON*
V0026 01000000000NCZZZZZZHHON*
V0027 01000000000NCZZZZZZHHON*
V0028 01000000000CZZZZZZHHON*
V0029 010000000000CZZZZZZHHON*
V0030 01000000000NCZZZZZZHHON*
V0031 010000000000CZZZZZZHHON*
V0032 01000000000NCZZZZZZHHON*
V0033 01000000000NCZZZZZZHHON*
V0034 01000000000NCZZZZZZHLON*
V0035 110000000000CZZZZZZHLON*
V0036 01000000000NCZZZZZZHLON*
V0037 11000000000CZZZZZZHLON*
V0038 10000000000NCZZZZZZHLON*
V0039 10000000000CZZZZZZHLON*
V0040 100000000000CZZZZZZHLON*
V0041 10000000000NCZZZZZZHLON*
V0042 10000000000NCZZZZZZZHLON*
V0043 110000000000CZZZZZZHLON*
V0044 00000000000NCZZZZZZHLON*
V0045 10000000000NCZZZZZZHLON*
V0046 00000000000CZZZZZZHHON*
V0047 010000000000CZZZZZZHHON*
V0048 010000000000CZZZZZZHHON*
V0049 01000000000nczzzzzhhon*
V0050 01000000000NCZZZZZZHHON*
V0051 01000000000NCZZZZZZHHON*
V0052 010000000000CZZZZZZHHON*
V0053 01000000000NCZZZZZZHHON*
V0054 01000000000CZZZZZZHHON*
V0055 11000000000NCZZZZZZHHON*
V0056 01000000000nczzzzzllhon*
```

V0057 11000000000NCZZZZZZLLHON* V0058 10000000000CZZZZZZLLHON* V0059 10000000000CZZZZZLLHON* V0060 10000000000NCZZZZZLLHON* V0061 10000000000NCZZZZZLLHON* V0062 10000000000CZZZZZLLHON* V0063 11000000000NCZZZZZZLLHON* V0064 00000000000NCZZZZZLLHON* V0065 10000000000NCZZZZZZLLHON* V0066 00000000000NCZZZZZZHHON* V0067 11100000000N0ZZZZZZHHON* V0068 11100000000N0ZZZZZZHHON* V0069 11000000000CZZZZZZHHON* V0070 10000000000NCZZZZZZHHON* V0071 10000000000CZZZZZZHHON* V0072 10000000000CZZZZZZHHON* V0073 10000000000CZZZZZZHHON* V0074 10000000000NCZZZZZZHHON* V0075 11000000000CZZZZZZHHON* V0076 00000000000NCZZZZZZHHON* V0077 10000000000CZZZZZZHHON* V0078 00000000000CZZZZZZHHON* V0079 01000000000CZZZZZZZHHON* V0080 01000000000NCZZZZZZHLON* V0081 01000000000NCZZZZZZHLON* V0082 01000000000CZZZZZZHLON* V0083 01000000000CZZZZZZHLON* V0084 111000000000N0ZZZZZZZHHON* V0085 11000000000CZZZZZZHHON* V0086 10000000000CZZZZZZHHON* V0087 10000000000NCZZZZZZHHON* V0088 10000000000CZZZZZZHHON* V0089 10000000000CZZZZZZHHON* V0090 10000000000CZZZZZZHHON* V0091 11000000000CZZZZZZHHON* V0092 00000000000CZZZZZZHHON* V0093 10000000000CZZZZZZHHON* V0094 00000000000CZZZZZZHHON* V0095 00000000000CZZZZZZHHON* V0096 00000000000CZZZZZZHHON* V0097 01000000000NCZZZZZZHHON* V0098 01000000000CZZZZZZHH1N* V0099 01000000000NCZZZZZZHLON* V0100 01000000000NCZZZZZZHLON* V0101 01000000000NCZZZZZZHLON* V0102 11000000000NCLZZZZZZLHON* CA001* 5344

THE WIRING OF GAL6001 AS A STATE MACHINE CONTROLLED DEMULTIPLEXOR AND CASCADING OF 2 GAL6001 FOR PROGRAMMING MORE THAN 7 ISP DEVICES.



- 34 -

CLAIMS

30

We claim:

- An arrangement for programming a plurality of programmable logic devices comprising:
- a programming command generator; 5
 - a plurality of programmable logic devices; and
- a device selector for forming a connection between individual ones of said programmable logic devices and said programming command generator so as to allow said individual ones of said logic devices 10 to be programmed by said programming command generator.
 - 2. The arrangement of Claim 1 wherein said device selector comprises a demultiplexer.
- 15 3. The arrangement of Claim 1 wherein said device selector comprises a state machine-controlled demultiplexer.
 - The arrangement of Claim 1 wherein said device selector comprises a switch matrix.
- 20 5. The arrangement of Claim 1 wherein said device selector comprises a state machine-controlled switch matrix.
 - 6. An arrangement for programming a plurality of programmable logic devices comprising:
- 25 a programming command generator; and

other of said logic devices.

a plurality of programmable logic devices, said programmable logic devices being connected in parallel to said programming command such that said programming command generator may transmit a programming command to any one of said logic devices without having said command pass through any of the

5

10

7. A method of programming a plurality of programmable logic devices with a programming command generator, said method comprising the steps of:

transmitting an identification code to said programmable logic devices, the receipt of said identification code causing only one of said devices to be placed in a condition to receive programming data from said programming command generator; and

causing said programming command generator to transmit programming data to said device.

8. The method of Claim 7 comprising the additional step of causing said device to execute programmable connections in accordance with said programming data.

10

35

AMENDED CLAIMS

[received by the International Bureau on 29 December 1993 (29.12.93); original claims 2 and 3 cancelled, original claim 1 amended, claims 4-8 amended and renumbered as claims 2-6 (2 pages)]

- 1. An arrangement for programming a plurality of programmable logic devices comprising:
- 5 a programming command generator;
 - a plurality of programmable logic devices; and
 - a device selector for forming a connection between individual ones of said programmable logic devices and said programming command generator so as to allow said individual ones of said logic devices to be programmed by said programming command generator:

wherein said device selector comprises a state machine-controlled demultiplexor.

- 2. An arrangement for programming a plurality of programmable logic devices comprising:
 - a programming command generator;
 - a plurality of programmable logic devices; and
 - a device selector for forming a connection
- between individual ones of said programmable logic devices and said programming command generator so as to allow said individual ones of said logic devices to be programmed by said programming command generator;
- wherein said device selector comprises a switch matrix.
 - 3. An arrangement for programming a plurality of programmable logic devices comprising:
 - a programming command generator;
- a plurality of programmable logic devices; and
 - a device selector for forming a connection between individual ones of said programmable logic devices and said programming command generator so as to allow said individual ones of said logic devices to be programmed by said programming command


10


15


generator;

wherein said device selector comprises a state machine-controlled matrix.

- 4. An arrangement for programming a plurality of 5 programmable logic devices comprising:
 - a programming command generator; and
 - a plurality of programmable logic devices, said programmable logic devices being connected in parallel to said programming command generator such that said programming command generator may transmit a programming command to any one of said logic devices without having said command pass through any of the other of said logic devices, said programming command generator being capable of transmitting a programming command to more than one of said logic devices simultaneously.
 - 5. A method of programming a plurality of programmable logic devices with a programming command generator, said method comprising the steps of:
- transmitting an identification code to said programmable logic devices, the receipt of said identification code causing only one of said devices to be placed in a condition to receive programming data from said programming command generator; and causing said programming command generator to transmit programming data to said device.
 - 6. The method of Claim 5 comprising the additional step of causing said device to execute programmable connections in accordance with said programming data.













Fig. 4


ispDEVICE 4





<u>Fig. 6</u>





WO 94/08399 PCT/US93/09289






Fig. 9A



~··----

WO 94/08399 PCT/US93/09289



INTERNATIONAL SEARCH REPORT

International application No. PCT/US93/09289

A. CLASSIFICATION OF SUBJECT MATTER IPC(5) :HO3K 19/177			
US CL :307/465			
According to International Patent Classification (IPC) or to both national classification and IPC			
B. FIELDS SEARCHED			
Minimum documentation searched (classification system followed by classification symbols)			
U.S. : 307/465-469,243; 364/716			
Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched			
Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)			
APS: PROGRAMMABLE, LOGIC, GENERATOR, REGISTER, DEVICE, ARRAY, SELECTOR, CONNECTOR			
C. DOCUMENTS CONSIDERED TO BE RELEVANT			
Category*	Citation of document, with indication, where a	ppropriate, of the relevant passages	Relevant to claim No.
x	US, A, 4,758,985 (Carter) 19 Ju and col. 14, third and last paragra		1-2,4,6
Α	US, A, 4,858,178 (Breuninger) 15 August 1989, see Fig. 1.		1-8
A	US, A, 4,876,466 (Kondou et al) 24 October 1989, see Fig. 3A.		1-8
Α	US, A, 4,866,508 (Eichelberger et al) 12 September 1989, see Fig. 2.		1-8
	•		
		⊕	
	•		
Further documents are listed in the continuation of Box C. See patent family annex.			
Special categories of cited documents: "T" later document published after the international filling date or priority date and not in conflict with the application but cited to understand the			
	nument defining the general state of the art which is not considered be part of particular relevance	principle or theory underlying the inv	
E earlier document published on or after the international filing date "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered novel or cannot be considered to involve an inventive step			
'L' doc	nument which may throw doubts on priority claim(s) or which is	when the document is taken alone	red to myorve an myenuve step
cited to establish the publication date of another citation or other special reason (as specified) "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is			claimed invention cannot be
me	document referring to an oral disclosure, use, exhibition or other combined with one or more other such documents, such combination being obvious to a person skilled in the art		
the priority date claimed document member of the same patent family			
Date of the actual completion of the international search 03 November 1993		Date of mailing of the integnational search report 12 NOV 1993	
Name and mailing address of the ISA/US Authorized officer			
Commissioner of Patents and Trademarks Box PCT Washington, D.C. 20231 Washington, D.C. 20231			ulles
		Telephone No.: (703) 308-0956	